Full Custom Integrated Circuit (IC) Design Flow at U.S. Army Research Laboratory

Report No. ARL-TN-0422
Authors: James Wilson
Date/Pages: February 2011; 28 pages
Abstract: The steps required to set up and run the Cadence Full Custom Integrated Circuit Design Flow are given in detail. Included is a walkthrough showing the design of an inverter, from schematic capture through layout, including design rule check (DRC), layout versus schematic (LVS) and parasitic extraction.
Distribution: Approved for public release
  Download Report ( 0.706 MBytes )
If you are visually impaired or need a physical copy of this report, please visit and contact DTIC.

Last Update / Reviewed: February 1, 2011