NOTICES

Disclaimers

The findings in this report are not to be construed as an official Department of the Army position unless so designated by other authorized documents.

Citation of manufacturer’s or trade names does not constitute an official endorsement or approval of the use thereof.

Destroy this report when it is no longer needed. Do not return it to the originator.
Super Gate Turn-Off Thyristor

Timothy E. Griffin
Sensors and Electron Devices Directorate, ARL
A Super Gate Turn-Off Thyristor (SGTO) of silicon is intended for pulse applications. Its operation is discussed, and the device was turned off at low continuous current. From a review of GTO turn-off gate drivers, we discuss gate drivers for the modest continuous currents of the SGTO.
## Contents

### List of Figures
iv

### List of Tables
iv

1. Introduction 1

2. Specifications of SGTO 1

3. SGTO Pulse Literature 2

4. Design of SGTO 3

5. Some Thermal Considerations 4

6. Gate Driver Trigger Transformer 4

7. Gate Driver with negative Metal Oxide Semiconductor and positive Metal Oxide Semiconductor 5

8. Ordinary GTO Driver and Turn-Off 6

9. Conclusions for SGTO and Gate Turn-Off 7

References 8

Distribution List 9
List of Figures

Figure 1. SGTO gate drivers................................................................. 5

List of Tables

Table 1. Rated SGTO action $I^2t$ (thousand A²s). ............................................. 1
Table 2. SGTO specifications. ........................................................................ 1
Table 3. Polypropylene capacitor performance. .............................................. 6
1. Introduction

The Super Gate Turn-Off Thyristor (SGTO) is a high current pulse thyristor designed for rapid turn-on and high dI/dt to 30 kA/µs. This device is designed to deliver pulses of a finite length of time as at <1% duty cycle; see table 1 for total pulse action. The SGTO specifies turn-off current gain of <1 at <100 A for an I_{Gate} pulse of 1 µs, so the gate drive I_G must be at least as large as I_{Anode} was before turn-off. This paper summarizes the SGTO operation characteristics and design, the turn-off performance with our driver, and gate driver with ESL.

<table>
<thead>
<tr>
<th>pulse width (µs)</th>
<th>1 pulse</th>
<th>100 pulses</th>
<th>104 pulses</th>
<th>105 pulses</th>
</tr>
</thead>
<tbody>
<tr>
<td>0.2</td>
<td>10</td>
<td>10</td>
<td>3</td>
<td>3</td>
</tr>
<tr>
<td>1-1000</td>
<td>30</td>
<td>18</td>
<td>9</td>
<td>6</td>
</tr>
<tr>
<td>10,000</td>
<td>70</td>
<td>40</td>
<td>20</td>
<td>10</td>
</tr>
</tbody>
</table>

Table 1. Rated SGTO action P_t (thousand A^2s).

2. Specifications of SGTO

The SGTO Solidtron CCSTA14N40 from Silicon Power Corp. (SPCO) is for current pulses, self-dissipating above 100 A. It is designed to rapidly turn on a fast-rising output of 10-kA peak I_A brief pulses. Appropriate mounting of the SGTO package and low duty cycle are required to cool down to 25 °C before each discharge. The SGTO is specifically designed for the action per pulse at the finite number of pulses in table 1 for 25 °C before each discharge event.

We assume the power loss is mostly ohmic-like proportional to I^2, and the power loss multiplied by the pulse width is the conduction energy dissipated in the SGTO per pulse. Thus, we partly relate this action to the conduction energy dissipated. The rated action increases very gradually with the pulse width since (we assume) heat energy has more time to conduct very gradually further. The rated action decreases as approximately the logarithm of the total number of pulses increases; we assume that damage accumulates.

Data sheet specifications in table 2 were mostly maxima.

<table>
<thead>
<tr>
<th>V_{AK} blocking (V_{GK} = 0 V)</th>
<th>at 25 °C &gt;4000 V at I_A = 1 mA</th>
</tr>
</thead>
<tbody>
<tr>
<td>peak reverse V_{AK}</td>
<td>at &gt;85 °C &gt;2000 V</td>
</tr>
<tr>
<td>I_A</td>
<td>continuous 100 A</td>
</tr>
<tr>
<td></td>
<td>10 µs pulses: repeated 10 kA, single peak 14 kA, dI/dt &lt;30 kA/µs</td>
</tr>
<tr>
<td>I_{AK} off-state (V_{GK} = 0, V_{AK} = 4000 V)</td>
<td>25 °C typical &lt;50 µA, max 100 µA</td>
</tr>
<tr>
<td></td>
<td>125 °C typical 100 µA, max &lt;800 µA</td>
</tr>
</tbody>
</table>

Table 2. SGTO specifications.
<table>
<thead>
<tr>
<th>( I_G ) turn-on threshold ((I_{AK} = 1 \text{ mA}, R_{GK} = 10 \Omega, 1 \mu s))</th>
<th>5 mA</th>
</tr>
</thead>
<tbody>
<tr>
<td>( V_{AK} ) at 25 °C at 10 A 0.85 V, 50 A 1 V, 400 A 1.6 V</td>
<td>&lt;1 kV/µs</td>
</tr>
<tr>
<td>( dV_{AK}/dt ) turn-off pulse width for 100 A</td>
<td>1 µs</td>
</tr>
</tbody>
</table>

That \( I_G \) turn-off is inconveniently narrow and therefore fast rising and falling. \( V_{AK} \) blocking would be reduced by self-heating and by military 125 °C ambient. Turn-on delay was 0.2 µs. The \( dV_{AK}/dt \) withstood without retrigerring is at least as good as usual GTOs. Reverse \( V_{GK} \) must be within –9 V; they recommend –8 V.

To keep the SGTO conducting we observed no minimum latching \( I_A \) or following/back-porch \( I_G \). With \( V_{GK} = 0 \) V we measured at \( V_{AK} = 1946 \) V unencapsulated leakage 108.8 µA and at 4 V 41.6 µA. The data sheet represents circuit loads as small (90 nH and 0.03 Ω). Other GTOs have more turn-off current gain, around 2 to 3.

### 3. SGTO Pulse Literature

Others discharged eight SGTOs in short pulses \((I)\), two in series of groups having in parallel two identically inductive SGTO series pairs and a 1-MΩ resistor. The current pulse had a fast rise and then decayed (without turn-off) in the capacitor-discharge ring-down circuit with small ESL load. Each SGTO had \( dI_A/dt \) to 3.12 kA/µs and a current pulse width 100 to 120 µs at 6 kV. For a 0.5-V, \( I_G = 0.5 \) A turn-on pulse, a SGTO reached full conduction rapidly and uniformly because of the 10-µm gate structure. After one pulse per minute for 1000 shots, then at 1 Hz, a three-pulse burst every minute for 1000 pulses, the pulse shape changed only 1% which demonstrated durability.

A pulse can be large; two anti-parallel SGTOs with integrated gate driver conducted >16 kA for 200 µs at low repetition rate, or 800 A root mean square (rms) for 1 s, or continual 62.4 A rms rising by 60 °C. \( I_G > 0.1 \) A gave turn-on in 1 to 5 µs, and the SGTO had effective resistance 3 mΩ cm² with low ESL. A circuit of 3 kV, 10,000 µF, 0.4 µH and 1 mΩ including parasitics discharged by eight SGTOs in parallel gave a half-sine 450 kA 200 µs long with junction rising by 95 °C (2). Discharging 200,000 µF through a load 25 nH with 6.5 mΩ, each of 12 SGTOs in parallel reached 37.5 kA at 9 kA/µs in a more square-rising pulse. Reliability (3) comes from faster turn-on by SGTO fine gate structure and from thinPak absence of wire bonds.
4. Design of SGTO

The SGTO has a \( p \) type silicon (Si) bottom anode, then a thick drift layer \( n \), then gate \( p \), then top cathode \( n \). The package base is aluminum nitride (AIN) clad with 0.1 cm cubic (Cu) and withstands thermal cycling (2). A perforated, metallized ceramic substrate is attached to the bottom of the Si with 302 °C solder (2 and 4). For the top, very narrow emitter fingers and dense emitter structure along those fingers need thinPak packaging. This has a ceramic lid of alumina or AlN (oversized to protect the chip edges sealed with underfill) with two-sided patterned Cu and plated-metallized vias; each of many gate contacts covers a small cell. A 280 °C solder bonds the lid to the chip; then 180 °C solder is on the outer surface of the lid and the rear of the chip. There is low and uniform impedance of gate to cathode and the lid has similar for contacts to them, which notably improved both turn-on and turn-off switching while reducing \( V_f \) to that of a 5 kV \( p\text{-}i\text{-}n \) diode.

The SGTO area is 2 cm\(^2\) active and 3.3 cm\(^2\) total with 160,000 emitter island cells on 0.0660-cm-thick, 450 \( \Omega \)-cm starting Si of 4700 V breakdown (5500 V if 750 \( \Omega \)-cm) (2). To get a low voltage drop, modified gettering gives acceptable turn-off \( I_G \), turn-off stability, and high carrier lifetime. In pulses of small percent duty cycle, turn-off claims >1000 A cm\(^{-2}\). Turn-off time limits SGTO performance in a DC-to-AC inverter to an output sine <60 Hz. Turn-on is determined by \( R_{GK} \), especially if <100 \( \Omega \), and without \( R_{GK} \) it requires about 1 mA. For the \( V_{GK} = 2 \) V recommended turn-on, 10 \( \Omega \) would require 40 to 50 mA.

Turn-off is low priority in the SGTO’s design; the supply must be less than several hundred volts to have a wider undepleted base with adequate series impedance to keep current uniform during turn-off (2). \( V_f \) is low from the upper base being 16 times thinner at 6 \( \mu \)m and its charge 7 times lower at \( 2 \times 10^{13} \) cm\(^{-2}\), so the upper base \( V_f \) is that of a diode and the upper transistor (equivalent) gain \( \alpha_1 \) is nearly 1. Lowered \( V_f \) and improved heat removal permits twice the current density. For definite latch on \( \alpha_1 + \) lower transistor gain \( \alpha_2 \geq 1.1 \), permitting \( \alpha_2 \) as low as 0.1; carrier lifetime is reduced by irradiation. These give 1/4 to 1/6 the switching losses, permitting 4 to 6 times the frequency. The SGTO switches 2000 V and 200 A with effective turn-off time 0.75 \( \mu \)s and turn-off loss of 0.3 J. We note with decreased current that this loss does not decrease as rapidly and would be a high 150 W at 500 Hz so we de-emphasize continuous switching. The older and present SGTO effective turn-off times were 4.7 \( \mu \)s with \( V_f = 1 \) V at 100 A cm\(^{-2}\), 1.2 \( \mu \)s, and 0.7 \( \mu \)s with 1.53 V.
5. Some Thermal Considerations

The SGTO package was highly thermally conductive but only 1.45 cm by 2.2 cm by 0.15 cm thick, slightly larger than the chip. Heat removal was mostly downward, improved by a solid internal bottom interface and by superior heat spreading (2), but was denser since it was over the smaller-than-conventional areas of the chip and package. The SGTO chip was not thinned. Within 10 years, thyristors of SiC would be an improvement.

6. Gate Driver Trigger Transformer

We contacted a SGTO with alligator clips; polytetrafluoroethylene pads insulated the package from unwanted contact. The package front had three metal stripe contacts 2 cm long; the center 0.25 cm wide contact was the gate. The outer two 0.32 cm wide contacts were the cathode, one was our power contact and the other the return for turn-on and turn-off. Each stripe has several spots of solder; to contact them, the data sheet mentioned 63% Sn-37% Pb solder, but even with RMA flux, this could not give us meaningful adhesion of soldered wire.

From trigger transformer VishayDale DALPT020BH106 two outputs in parallel gave equivalent 1 Ω in series with 100 µH, large so calculated to give 1.4 A. An input of 8 V was switched by an nMOS IRF540N. The transformer input had an anti-parallel diode MUR4100E, and the output went through another MUR4100E to the SGTO gate. A trigger transformer or optocoupler would isolate input voltage for $V_K > 0$ V. Experimentally, our turn-off trigger transformer gave too little current, had inductance to make it end with ringing to positive $V_{GK}$, and was slow so we rejected it.

As a turn-off driver, optocoupler Agilent HCPL-3180 has too low a duty cycle of low output current at too much variation of effective internal series resistance and voltage drop. As a turn-on driver at low current, it has too large a variation in output voltage which requires a supply far exceeding 2 V. At $V_{CC} – 4$ V the specified $I_{out}$ is >0.5 A, at $V_{CC} – 10$ V it is >2 A for <10 µs and <0.2% duty cycle, and at typical $V_{CC} – 2$ –1.3$I_{out}$ it is $I_{out}$.

$R_{GK}$, initially 20 Ω, in parallel with $V_{GK}$ stabilized it but took some of the gate driver’s current from $I_G$. We changed to an $R_{GK}$ of 10 Ω suggested for high temperature and/or noisy environment.
7. **Gate Driver with negative Metal Oxide Semiconductor and positive Metal Oxide Semiconductor**

We experimentally turned on the SGTO through an negative metal oxide semiconductor (nMOS) and turned it off through a positive metal oxide semiconductor (pMOS). For turn-on, although 1 V worked, a HP6227B power supply at 2 V stiffened by a 0.47-µF polystyrene capacitor went to the drain of an nMOS IRF540N. A HP8116A signal generator’s 15 V pulse for 2 µs went through a 25-Ω resistor to the MOS gate with its ground not connected to the MOS source; the 15 V was greater than the MOS source’s potential could be for more than a fraction of a microsecond. This produced a turn-on $I_G$ of 80 mA for 1 µs.

For SGTO turn-off, the stiffening capacitors for an Agilent E3614A power supply at –8 V provided $I_G$ during the rise time, and thus need enough capacitance working to a frequency around $3/t_{\text{rise time}}$. Polypropylene capacitors with planar leads would have helped that. Two 10-µF Cornell-Dubilier 935C4W10K (capacitance goes through 0 at 216 kHz) were in parallel with three ceramic 0.1 µF capacitors (capacitance goes through 0 at 2.4 MHz). The supply went to the drain of a pMOS Fairchild FQ17P20TU which specifies a turn-on rise time 110 to <230 ns and source-drain resistance <0.69 Ω. A HP8116A through a 50-Ω resistor drove the pMOS gate. To block ringing of current into the SGTO gate, a Schottky 1N5822 had its cathode attached to the pMOS source and its anode to the nMOS source; from there, turn-off $I_G$ initially went through a 0.5-Ω resistor (to try to reduce ringing) to the SGTO gate.

Figure 1. SGTO gate drivers.
Our SGTO power supply Agilent E3633A went through a planar load of 2.5 Ω and near 80 nH to the SGTO anode. Cu strip conductor soldered to the Ohmite TA1K0PH2R50K load’s screw terminal posts would have reduced the ESL and ESR. The SGTO turned off 5.8 A from the power supply at 20 V and was usually fan cooled.

Turn-off required our >1.4 ms SGTO gate pulse. During a pulse, the voltage at the pMOS drain dropped from –8 V to –4 V in about 80 ns; adding a ceramic 0.01 µF capacitor (capacitance goes through 0 at 10 MHz) did not help significantly. Breadboard spring-loaded connections did not optimize stray inductance. With a 0.5-Ω driver resistor to the SGTO gate, the $I_G$ reached an initial –6.8 A peak in 3 µs. On a few turn-offs, 1-MHz ringing was observed or a failure to turn off.

Our turn-off pulse width >1.4 ms (1.7 ms for a warm SGTO) was slower than useful. With $R_{GR} = 10$ Ω $I_G$ with no resistance in series peaked at –10.2 A. Turn-off $I_G$ peaked to –10 A at 4 µs and by 700 µs slowly declined to around –0.57 A; so to 191 µs the total turn-off gate charge $Q_{GQT}$ was 590 µC (turn-off charge $Q_{GQ}$ is $I_G$ integrated only to the peak). $V_{pMOS\ drain}$ at the capacitors went from –8 V to –4 V ($I_G = –0.24$ A) in 0.12 µs and first rang through –8 V much later at 13 µs.

We tried IRF9540N pMOS rated $R_{ds} = 0.117$ Ω and turn-on rise time at 67 ns. With no resistance between driver and SGTO gate, $I_G$ peaked at –12.4 A but there were no other significant improvements.

### 8. Ordinary GTO Driver and Turn-Off

A turn-off driver’s $I_G$ output path including capacitors needs low ESL and fairly low ESR. Better than larger diameter capacitor leads are the 1.5-cm-wide planar leads of the last two in table 3.

Table 3. Polypropylene capacitor performance.

<table>
<thead>
<tr>
<th>Cornell-Dubilier part number</th>
<th>(µF)</th>
<th>(V)</th>
<th>ESR (mΩ)</th>
<th>ESL (nH)</th>
<th>$dV/dt$ (V/µs)</th>
<th>(A rms)</th>
<th>C goes through 0 at (kHz)</th>
</tr>
</thead>
<tbody>
<tr>
<td>940C6W4P7K</td>
<td>4.7</td>
<td>600</td>
<td>4</td>
<td>38</td>
<td>105</td>
<td></td>
<td>321</td>
</tr>
<tr>
<td>940C20W1K</td>
<td>1</td>
<td>2000</td>
<td>5</td>
<td>42</td>
<td>754</td>
<td></td>
<td>697</td>
</tr>
<tr>
<td>SCD475K601A3Z25</td>
<td>4.7</td>
<td>600</td>
<td>&lt;20</td>
<td>&lt;200</td>
<td>250</td>
<td>46.2</td>
<td>384</td>
</tr>
<tr>
<td>SCD105K202A3Z25</td>
<td>1</td>
<td>2000</td>
<td>6</td>
<td>&lt;200</td>
<td>600</td>
<td>21.3</td>
<td></td>
</tr>
</tbody>
</table>

To reduce ESL, a gate driver circuit board would have careful layout close to the gate. From the power supply, fairly wide Cu traces carrying $I_G$ would locate each outgoing trace over its return trace separated by a very thin insulator in a strip line, avoiding coaxial cable and definitely twisted pair. From a 20-V supply with a 470-µF electrolytic capacitor (too slow for SGTO), an
ordinary path went through a MOS (5); 10 parallel paths to reduce ESL reported turn-off \( \frac{dl_G}{dt} \) merely 220 A/\( \mu \)s. This 20 V was reduced in series after the supply capacitor’s ESR and 5 nH to 18.9 V, after the MOS to 18.7 V, after the printed circuit board ESR and 15 nH to 15.4 V, the cable’s 25 nH to 9.9 V, and the lem connector’s ESR and 25 nH (total <65 nH) to only 4.4 V signal into the ordinary gate’s ESR and 20 nH.

9 Conclusions for SGTO and Gate Turn-Off

The SGTO is a high current pulse thyristor designed for rapid turn-on. The design of this device makes it unsuitable for continuous switching because of a turn-off gain <1, turn-off current <100 A, performance at too low a frequency for a DC-to-AC motor inverter and significant density of heat dissipation.

Preferred for turn-off uniformity is a power supply of less than several hundred volts. The SGTO had low \( V_f \), low turn-on switching losses per unit area for high-current pulses and improved cooling per unit area. A 1 \( \mu \)s turn-off \( I_G \) pulse needs a driver with strictly minimized ESL.
References


4. Temple, Victor A. K. Senior Vice President of Technology of SPCO private conversation.

5. Dynexsemi.com ApplicationNote4840 *Gate Triggering and Gate Characteristics*, and AN5177-3 *Improved Gate Drive for GTO Series Connections*. 
Distribution List

ADMNSTR
DEFNS TECHL INFO CTR
ATTN DTIC-OCP (ELECTRONIC COPY)
8725 JOHN J KINGMAN RD STE 0944
FT BELVOIR VA 22060-6218

DARPA
ATTN IXC S WELBY
3701 N FAIRFAX DR
ARLINGTON VA 22203-1714

OFC OF THE SECY OF DEFNS
ATTN ODDRE (R&AT)
THE PENTAGON
WASHINGTON DC 20301-3080

US ARMY RSRCH DEV AND ENGRG CMND
ARMAMENT RSRCH DEV AND ENGRG CNTR
ARMAMENT ENGRG AND TECHNLTY CTR
ATTN AMSRD-AAR-AEF-T J MATTS
BLDG 305
ABERDEEN PROVING GROUND MD 21005-5001

US ARMY TRADOC
BATTLE LAB INTEGRATION & TECHL DIRCRT
ATTN ATCD-B
10 WHISTLER LANE
FT MONROE VA 23651-5850

SMC/GPA
2420 VELA WAY STE 1866
EL SEGUNDO CA 90245-4659

COMMANDING GENERAL
US ARMY AVN & MIS CMND
ATTN AMSAM-RD W C MCCORKLE
REDSTONE ARSENAL AL 35898-5000

US ARMY INFO SYS ENGRG CMND
ATTN AMSSEL-IE-TD F JENIA
FT HUACHUCA AZ 85613-5300

US ARMY SIMULATION TRAIN & INSTRMNTN CMND
ATTN AMSTI-CG M MACEDONIA
12350 RESEARCH PARKWAY
ORLANDO FL 32826-3726

US GOVERNMENT PRINT OFF
DEPOSITORY RECEIVING SECTION
ATTN MAIL STOP IDAD J TATE
732 NORTH CAPITOL ST., NW
WASHINGTON DC 20402

US ARMY RSRCH LAB
ATTN AMSRD-ARL-CL-OK-TP TECHL LIB T LANDFRIED (2 COPIES)
ABERDEEN PROVING GROUND MD 21005-5066

DIRECTOR
US ARMY RSRCH LAB
ATTN AMSRD-ARL-RO-EV W D BACH
PO BOX 12211
RESEARCH TRIANGLE PARK NC 27709

US ARMY RSRCH LAB
ATTN AMSRD-ARL-D J M MILLER
ATTN AMSRD-ARL-CL-OK-T
TECHL PUB (2 COPIES)
ATTN AMSRD-ARL-CL-OK-TL
TECHL LIB (2 COPIES)
ATTN AMSRD-ARL-SE-DP A LELIS
ATTN AMSRD-ARL-SE-DP D KATSIS
ATTN AMSRD-ARL-SE-DP J HOPKINS
ATTN AMSRD-ARL-SE-DP S KAPLAN
ATTN AMSRD-ARL-SE-DP T GRIFFIN (10 COPIES)
ATTN AMSRD-ARL-SE-R E SHAFFER
ATTN IMNE-ALC-IMS
MAIL & RECORDS MGMT
ADELPHI MD 20783-1197