Batteryless Electroencephalography (EEG): Subthreshold Voltage System-on-a-Chip (SoC) Design for Neurophysiological Measurement

Report No. ARL-TR-7234
Authors: W David Hairston; Rob Proie; Joseph Conroy; William Nothwang
Date/Pages: March 2015; 20 pages
Abstract: There is a strong need for "real-world neuroimaging" tools that could provide the hardware substrates supporting the rapidly expanding work in developing optimized braincomputer interactive technologies in a fieldable format. It may be possible to support these needs with electroencephalography (EEG); however, current designs require too much power for long-term operation. Nonconventional, ultra-low power design will be necessary to achieve "wear and forget" systems for on-line, long-term neurological monitoring. One challenge to this goal is the relatively large dynamic range of EEG relative to a comparably low signal-to-noise ratio; this report demonstrates the initial design, simulation, and validation of an EEG data-acquisition, single-integrated-circuit system design that addresses this challenge using an analog front end that adapts on-line to keep the digitized signal within a much smaller dynamic range. This is accomplished through a combination of a voltage-offset controller, low-noise amplifier, low-bit rate analog-to-digital conversion, and a hardware-accelerated digital processor consuming less than 300 nW per channel. At that consumption, it is very feasible to design an entire system capable of operating solely on locally harvested power. Follow-up simulations demonstrate the approaches described here should still provide sufficient signal quality for targeted state monitoring applications.
Distribution: Approved for public release
  Download Report ( 1.041 MBytes )
If you are visually impaired or need a physical copy of this report, please visit and contact DTIC.

Last Update / Reviewed: March 1, 2015